Abstract-Two major challenges in the transformerless photovoltaic (PV) inverters are the presence of common-mode leakage currents, and as in most single-phase converters the need for reliable and compact double-line-frequency power decoupling. In the proposed doubly grounded inverter topology with innovative active-power-decoupling approach, both of these issues are simultaneously addressed. The topology allows the PV negative terminal to be directly connected to the neutral, thereby eliminating the capacitive-coupled common-mode ground currents. The decoupling capacitance requirement is minimized by a dynamically variable dc-link with large voltage swing, allowing an all-film-capacitor implementation. Furthermore, the use of wide bandgap devices enables the converter operation at higher switching frequency, resulting in smaller magnetic components. The topology uses only four switches and potentially enables a high power density solution. The operating principles, design and optimization, and control methods are explained in detail, and compared with other transformer-less, active-decoupling topologies. A 3 kVA, 100/75 kHz single-phase hardware prototype at 400 V dc nominal input and 240 V ac output with a wide range of power factor has been developed using SiC MOSFETs with only 45 µF/1100 V dc-link capacitance. Extensive experimental results from the prototype are presented to validate the concept, design, and superior performance of the proposed topology.
S
OLAR energy is among the fastest growing renewable energy resources accounting for an increasing and significant share of new generation capacity additions each year [1] , [2] . In the U.S., new solar installations have exceeded 1 GW dc in each quarter since 2014, reaching a total capacity 29 accounted for 64% of new electric generation added in the U.S. making it the largest source of capacity addition across all fuel types [1] . The distributed PV systems are garnering the interest of both the utility providers and residential consumers with the reducing solar panel costs, government incentive programs, and regulatory policies [3] - [5] . The power electronic converter is a key component of the grid-connected PV systems, extracting maximum power from PV and interfacing with the grid. The transformerless PV inverters are increasingly more attractive due to their lower cost, reduced footprint, and improved efficiency compared to inverters with transformer isolation. However, a major challenge with the transformerless inverters is the presence of common-mode leakage currents [6] , which can increase the system loss, distort the grid current, and induce severe electromagnetic interference. In addition, similar to most single-phase converters, another main challenge is the presence of double-line-frequency power ripple [7] , which is the difference between the instantaneous grid-injected power and the constant dc power corresponding to the maximum power point (MPP) from the PV panels, necessitating the use of large filters in conventional topologies. The frame of a PV module is required by codes to be grounded. There is significant parasitic capacitances between the positive and negative PV terminals to the frame, and hence, to the ground. When the positive and/or negative terminals are connected to a switching node of the inverter with respect to the ground, it can lead to significant common-mode ground currents through these parasitic capacitances. The authors in [6] , and [8] - [19] presented different methods to mitigate this problem in transformerless PV inverters. A preferred way to mitigate the problem of ground currents would be to directly connect the PV panel negative (or positive) to the grid neutral (and therefore to ground) known as a doubly grounded structure. Such a configuration can completely eliminate PV capacitive-coupled ground currents. But direct connection of these terminals is not possible in conventional transformerless inverters, and hence, topological variations are required to achieve this feature [8] - [10] .
A similar solution is to ensure by topology a low-frequency (typically fundamental frequency) or constant potential of the PV negative relative to the grid neutral. Half-bridge inverters and neutral-point-clamped (NPC) half-bridge inverters (see [6] , [11] , and [12] ) belong to this approach, but the challenge with such solutions is that they typically require another front-end 0885-8993 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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dc-dc converter to ensure operation over a wide range of PV voltages and partial shading conditions. The full-bridge inverter with bipolar sinusoidal pulsewidth modulation (SPWM) also reduces the common-mode ground currents [13] . Other solutions to the ground current issue involve isolating the grid from the PV source during certain operating interval, for example, during the zero states of the switching cycle in a threelevel H-bridge converter. These are more involved solutions with additional switches and diodes like the HERIC [14] , H5 [15] , H6 with ac bypass [16] , or H6 with dc bypass [17] . Gu et al. [18] proposed a transformerless grid-connected PV inverter based on virtual dc bus concept, and Gu et al. [19] offer a high efficiency solution with two additional ac-side switches that decouple the PV array from the grid during the freewheeling phases. All these proposed configurations can effectively address the commonmode leakage current but have the drawback of higher number of active or passive components, and do not inherently address the other problem of double-line-frequency power ripple.
The electrolytic capacitors presently dominate power decoupling approach of single-phase inverters due to their relatively high capacitance-to-volume ratio and lower cost. However, they have relatively high equivalent series resistance (ESR) and low RMS current rating per μF. More importantly, they have limited life time and pose reliability challenges [20] . Through a physics-based degradation model, it has been shown in [21] that the life time of such capacitors reduces with electrical and thermal stresses, and thermal cycling. In contrast, the PV panels have lifetime warranted for 25 years [22] , and there is increasing pressure on the inverter manufacturers to match such a long life time. To mitigate this reliability bottleneck imposed by electrolytic capacitors, the power decoupling can be realized by the more reliable and higher efficient film capacitors. However, a direct replacement is not a feasible solution as film capacitors have comparatively lower energy density and will increase the converter volume and cost [23] .
An extensive research has already been conducted in the direction of decreasing the capacitance requirement for the power decoupling so that the electrolytic capacitor can be replaced by a longer lifetime film capacitor [2] , [7] , [8] , [24] - [37] . Some converters address the issue by adding an additional conversion stage (an auxiliary circuit) to handle the ripple power [24] - [28] , which can be connected in either series or parallel to the primary converter. The main disadvantages of such approaches are higher cost, complex circuitry, and often higher losses with the addition of more active components. They also have to encounter higher current stress on the auxiliary circuit if connected in series [24] , [25] or higher voltage stress if connected in parallel [2] , [27] , [28] .
For power factor correction (PFC) applications, Ohnuma et al. [28] achieved reduction in the capacitance by allowing higher voltage ripple across the dc link but at the cost of distorted line input current. Other papers have discussed sophisticated control schemes to reduce the dc-link capacitor without affecting the power quality [29] - [34] . But all these approaches do not essentially stretch the limit on reducing the capacitors to the minimum and there is still much room for improvement. As such decoupling capacitor volume reduction remains an active area of research. In a recent study in [37] , several decoupling approaches have been compared including dc-side decoupling and acside decoupling, with dc-side decoupling shown to outperform ac-decoupling approaches. The best solution shown in [37] achieves 15 μF/kW at 800 V, but using six switches and without considering the ground current issues or non-unity power factor operation. In some recent works in [38] - [42] , very high converter power densities have been achieved by using ceramic capacitors for active-power decoupling. The converter in [8] has addressed both the issues of the ground current and power decoupling through a bidirectional buck-boost converter and two halfbridge split phase inverters in a doubly grounded structure. For PFC rectifier applications, Ming et al. [43] presented a similar topology as [8] and [48] with reduced capacitance at 110 V ac.
Additionally, to satisfy the emerging grid interconnection requirements and standards, the future grid-connected PV inverter systems are expected to perform similar tasks as the conventional power plants [44] , [45] . Among others, reactive power support, i.e., operation at a range of power factors depending on grid conditions is a major requirement to be met by inverter systems.
Another recent trend in grid-connected power converters is the increasing use of SiC MOSFETs due to their superior performance in terms of low R DS ON especially above 900 V and significantly faster switching characteristics [46] , [47] . These wide bandgap devices now enable new decoupling circuits that involve higher voltages (and therefore, smaller film capacitors), as well as high switching frequencies to reduce the volume of filter inductors. This paper proposes a doubly grounded, transformerless PV inverter topology with active-power decoupling built into the basic topology, and capable of supporting a wide range of power factor [48] , [49] . It is based on a single stage of power conversion by a unique combination of boost-coupled half-bridge circuit using only four switches overall. This topology effectively addresses both the issues of single-phase, transformerless PV inverters, with the connection of ac neutral to PV negative terminal eliminating common-mode module ground currents, and the active decoupling at high dc-link voltage resulting in dc-link capacitance (15 μF/kW) that is among the lowest reported in the literature, and well below the values used in state-of-theart commercial products. The proposed circuit is a topological improvement to [8] leading to significant reduction in power decoupling capacitance requirement along with other improvements. A detailed comparison of these two topologies is given in Section IV.
The rest of this paper is organized as follows. The operating principles of the converter are discussed in Section II along with the simulation waveforms. Sections III and IV elaborate the capacitance optimization technique followed by a thorough comparison of the proposed topology with other reported topologies. Converter modeling and controller design are described in Section V, and detailed experimental results validating the proposed concept and performance are provided in Section VI.
II. OPERATING PRINCIPLES AND SIMULATION RESULTS
The grid-connected version of the proposed topology is shown in Fig. 1 , while Fig. 2 represents its stand-alone version. The first thing to note in Figs. 1 and 2 is that the ac neutral is connected directly to the PV negative terminal, inherently eliminating the common-mode, high-frequency ground currents through the PV module capacitance, which is a common problem in other transformerless inverters. As seen, the proposed topology can be viewed as a unique combination of a bidirectional boost dc-dc stage coupled with an asymmetric half-bridge inverter stage.
A. Bidirectional Boost Converter Stage
The bidirectional boost stage is comprised of the switches Q 1 and Q 2 , inductor L b , and the dc-link capacitor C link . Its low voltage side is the PV input voltage, v in , which is controlled to be a pure dc corresponding to the PV MPP voltage, thus ensuring high MPPT efficiency. The high voltage side of the boost stage is the dc-link voltage (v link ), which is specifically designed to swing over a wide range and have a high nominal value in order to fully support the 120 Hz power oscillations. The duty ratio of the boost stage (Q 1 ) is controlled by a high bandwidth input voltage controller whose reference corresponds to the MPP voltage for grid-connected applications.
B. Asymmetric Half-Bridge Inverter Stage
The half-bridge inverter comprises of switches Q 3 and Q 4 and filter inductor L inv for grid-connected configuration (LC filter for stand-alone configuration, as shown in while the lower level has the same voltage swing present in v link and also has a different average value than v in . The duty ratio of the half-bridge stage is controlled (sinusoidal PWM) to directly control the grid current in the grid-connected configuration (or output ac voltage in the case of stand-alone configuration). The reference for the magnitude of the grid current is derived from an outer control loop that regulates the average of dc-link voltage to a set reference value. In order to regulate the grid current or voltage without distortion, the constraints in (1) have to be met. These two constraints place a limit on the minimum value of the PV voltage and the maximum voltage swing allowed at the dc link
In Figs. 1 and 2, v in is the input voltage, v link is the dclink capacitor voltage, v g is the grid/load voltage, i in is the dc input current, i C in is the input capacitor current, i b is the boost inductor current, i C link is the dc-link capacitor current, i g is the grid/load current, i inv is the inverter stage inductor current, L b is the boost stage inductor, L inv is the inverter stage inductor, C in is the input capacitor, C link is the dc-link capacitor, and C load is the output filter capacitor.
The operating principles and control of the proposed topology can be better understood by observing some of the salient, ideal waveforms obtained from PLECS simulation. These simulations (and experimental results presented later) correspond to a 3 kVA inverter with specifications given in Table I . Fig. 3 shows the simulation waveforms of dc-link voltage, input voltage, and the difference of the dc-link and input voltages along with grid current and grid voltage. Three sets of waveforms corresponding to different power factors-unity, 0.7 lagging, and 0.7 leading, respectively, are presented. As seen, the input voltage v in is controlled to be a constant dc V in with negligible 120-Hz ripple. The reduced peak-peak ripple of around 5 V, which is around 1.3% of the average value of the input voltage, demonstrates that the power decoupling is predominantly supported by the dc-link capacitor, which is decoupled from the input, leading to higher MPPT efficiency. It can also be seen that the two constraints given in (1) have been satisfied in all three cases, with leading power factor [see Fig. 3 (c)] corresponding to the worst-case condition where the difference voltage is barely above -v g at the critical point. Fig. 4 shows the waveforms of input current, boost inductor current, grid current, and scaled dc-link voltage at unity power factor (UPF) operation. As seen in Fig. 4 , and as can be verified from the schematic of Fig. 1 , the cycle-by-cycle averaged boost inductor current is bidirectional and comprises of the sinusoidal Fig. 1 . It is interesting to note that, the inverter duty ratio is not only a sine waveform, but has double-line-frequency component to mitigate the influence of dc-link ripple on the grid output. In order to regulate the input voltage to be a pure dc, the boost duty ratio should also contain 120-Hz component as shown. These are achieved automatically by proper design of the closed-loop control. The duty ratio expressions are discussed in Section III, and the corresponding experimental duty ratio waveforms are shown in Section VI.
III. CAPACITANCE OPTIMIZATION
In single-phase converters, the power decoupling capacitor accounts for a major part of the volume. So, minimization of the capacitor volume is very important to achieve high power density. Active solutions for power decoupling attempt to minimize the capacitance requirement by allowing a large voltage swings. The following simple analysis establishes the relationship among the capacitance, nominal voltage, and maximum voltage swing to support the double-line-frequency pulsating power, for a given kVA rating at any arbitrary power factor.
The grid voltage and grid current at an arbitrary power factor cos θ are given in (2), with the corresponding instantaneous grid power shown in (3)
The dc-link voltage has a dc component and a double-linefrequency component as given in (4), where V is the nominal dc voltage and V r is the amplitude of ripple component. This is a good approximation when V r is relatively small compared to V as is the case in many active decoupling methods
Equations (5) and (6) show the duty-ratio expressions of the boost and inverter stages, respectively, both of which are functions of the converter load, as V r is dependent on the load. Further simplification of (5) would show the presence of a dominant dc term, a small second harmonic and an even smaller fourth harmonic term in the boost duty ratio, d b . Similarly, further simplification of (6) would show that the inverter duty ratio, d inv consists of dominant fundamental frequency with smaller second, third, and fourth harmonic components. The presence of other higher order harmonics is negligibly small
The power processed at the dc link can be expressed as in (7), and substituting for v link from (4) into (7) yields (8) 
The requirements for the dc-link capacitor to support the entire double-line-frequency power ripple can be determined by comparing the 2ωt terms in (3) and (8) , and is given in (9) , where S is the apparent power (VA) to the grid. The requirement given in (9) is general and valid for most active decoupling methods. It shows that the power decoupling can be achieved by different combinations of C link , V, and V r while meeting additional constraints imposed by the specific topology and operating conditions
It is well accepted that the volume of a film capacitor is proportional to the product of the capacitance and its maximum voltage rating V pk [given in (10) ] as shown in (11), where k is the proportionality constant
Fig . 6 shows a plot of the film capacitor volume versus C link V pk product for different film capacitors derived from datasheets of several manufacturers [50] - [52] . From this plot, k is found to be around 2458 cm 3 /μFV using linear interpolation, and this value is used in subsequent computations. As the energy density of a film capacitor increases with its voltage rating, it is advantageous to perform power decoupling at high dc-link voltages, as done in the proposed topology, from the viewpoint of capacitor volume. This results in need for higher voltage switches that may impact the converter efficiency and For ceramic capacitors, the volume is not strictly linear with the product of the voltage rating and the capacitance [23] . With their higher energy density and flexible placement due to smaller size, ceramic capacitors when used for power decoupling can help achieve higher power density for the inverter. However, the ceramic capacitors have the disadvantages of higher cost as a large number of ceramic capacitors are required, high series resistance under dc bias, and hence, higher losses, and nonlinear capacitance-voltage characteristics that result in control complexity [38] , [41] .
Hence, in order to optimize the capacitance requirement using film capacitors, the maximum dc-link voltage is pushed to the limit set by the voltage rating of the switches allowing sufficient safety margin, i.e., V pk in (8) is set based on the selected MOSFET. Also, the constraints given in (1) must be instantaneously satisfied so that the inverter stage does not operate at over modulation and the grid current is not distorted. It is worth noting that the difference of the dc-link voltage and the input voltage in (1) does not need to be larger than the peak of the grid voltage always, but the difference only needs to be larger than the instantaneous grid voltage. A design based on keeping the difference voltage always higher than the peak grid voltage leads to a conservative and suboptimal capacitor design. In contrast, a design that allows the difference voltage to go below the peak grid voltage at some instants while always satisfying (1) relaxes some of the requirements on the decoupling capacitor to a certain extent, especially in terms of allowable peak-peak ripple. However, while following the latter approach the range of power factor over which the inverter needs to operate needs to be carefully considered, since the instantaneous dc-link voltage as given in (4) is dependent on the power factor.
From (2) and (4), it can be seen that as the power factor changes, the phase difference between the dc-link voltage and the grid voltage changes leading to a change in the voltage margin between v g and v link − V in . Fig. 7 shows the difference of the dc-link voltage and input voltage for three different values of power factor along with -v g during the negative half cycle. The margin in the difference voltage is also marked for each power factor case. These plots correspond to the specifications given in Table I and using a dc-link capacitance of 45 μF. As seen, the leading power factor is the worst-case scenario that limits the amplitude of the dc-link voltage ripple. This is also confirmed by the simulation waveforms shown in Fig. 3 .
The voltage margin at different points along the sinusoidal voltage waveform and at different power factors is plotted in Fig. 8 corresponding to the same specifications as above, to further illustrate the dependence of the voltage margin (v link − V in − v g ) on point on wave and power factor. Based on the analysis described previously, an optimization problem is solved to arrive at the minimum capacitance volume while simultaneously satisfying the two constraints in (1), considering the range of power factor of operation and range of variation in the input voltage. It is difficult to arrive at a closedform expression for the capacitor design given the numerous variables involved and their complex relationships. Hence, a numerical method illustrated as a flowchart in Fig. 9 is used to determine the optimum capacitance. At first, V r and V are obtained for different combinations of V pk and C link values by solving (7) and (8) . From all these values, the ones that satisfy (1) are stored as valid combinations, from which the minimum capacitor volume is identified. The optimization is stopped once the number of iterations reached the maximum iteration length specified.
In this study, CREE C2M0080120D 1.2 kV SiC MOSFETs and 1100 V film capacitors are used, and hence, the constraint on V pk is set at 1000 V allowing 200 V voltage margin to the switches. The least volume is obtained as 80.53 cm 3 at 999 V, with 33 μF capacitor for decoupling for the given 3 kVA power rating with power factor allowed to vary from 0.7 lagging to 0.7 leading. If the operation is restricted to only UPF, then a 28.5 μF would have been sufficient.
Since the capacitor volume is roughly proportional to the product (μF * kV) of capacitance and voltage rating, a new metric of μF * kV/kW is proposed here for proper comparison of different topologies and active decoupling methods. Table II shows a detailed comparison, including the new metric μF * kV/kW, number of active switches, efficiency, and suitability for doublegrounded operation of several topologies in the literature for which the aforementioned parameter values have been reported or can be calculated from the available information. As seen, the proposed topology achieves a relatively low number for the metric μF * kV/kW compared to other topologies while using only four switches and featuring high efficiency at high switching frequency and double-grounded operation. It may be noted that Table II does not include the recent works that employ ceramic capacitors [38] - [42] since the metric µF * kV/kW may not be directly related to capacitor volume for ceramic capacitors. Some of these designs have achieved very high overall converter power density due to low profile and higher energy density of ceramic capacitors in spite of using large values of capacitance, some in the range of millifarad. # Total combined VA rating of all the switches is a better metric than just number of switches. However, this information is not available in the literature for all the topologies compared. For the proposed topology, the combined VA rating of all the four switches (sum of product of peak switch current and peak switch voltage) is 76800 VA. ## Not including the loss of auxiliary power supply and fan which is around 5 W. * 240 ac is equivalent to 400 V dc from film capacitor datasheet in [53] . * * Operating kVA for [7] estimated based on the experimental results provided. Fig. 10 . Single-phase grid-connected version of the topology proposed in [8] IV. TOPOLOGY COMPARISON As mentioned in Section I, the proposed inverter is a topological improvement to another double-grounded, transformerless inverter topology with inherent active decoupling reported in [8] . A split-phase (120 V/0/120 V) version with six switches was presented in [8] and its corresponding single-phase configuration with four switches is shown in Fig. 10 to facilitate direct comparison with the proposed topology. As seen in Fig. 10 , the circuit of [8] comprises of a bidirectional buck-boost stage coupled with a half-bridge inverter stage interfacing to the grid (or with stand-alone ac load). The two voltage levels of the half-bridge are the input dc voltage v in and the buck-boost output v c . The capacitor C c with dynamically variable voltage v c provides the complete double-line-frequency power decoupling. The main topological difference in the proposed inverter is the use of a bidirectional boost stage instead of a buck-boost stage and having the decoupling capacitor across the entire dc-link rather than at a lower voltage level as in [8] . These changes have significant impacts in terms of decoupling capacitance and volume requirement, capacitor RMS current, RMS and peak current through dc-dc inductor (dc-dc stage), and RMS current of the input capacitor (across PV terminal). The two topologies have the same dc-link voltage, and hence, the same voltage 
A. Capacitor Volume Comparison
A main advantage of the proposed topology compared to [8] is the reduction in the volume of the decoupling capacitor. This is due to the higher voltage operation of the decoupling capacitor in the proposed topology (by an amount equal to the maximum input voltage). The capacitor optimization procedure outlined in Fig. 9 is applied to both the topologies for the same specifications given in Table I and for the same switch voltage ratings.
The volumes of the capacitors needed (indicated by color code) for each topology for various combinations of capacitance and peak capacitor voltage are plotted in Fig. 11 . For the topology of [8] , the least volume is obtained to be 80.44 cm the required capacitor volume by 13.28% and the capacitance requirement by 47.22%.
The low-frequency currents through the decoupling capacitors of the two topologies are compared in Fig. 12(a) . The RMS capacitor current in both the topologies consist of two components-a second harmonic component and switching frequency components, which is the dominant constituent. Both the topologies have same switching frequency component, but the one in [8] has twice second harmonic current than that of the proposed topology as shown in Fig. 12(a) . Thus, the RMS current through the capacitor in the proposed topology is around 6% smaller than that of [8] .
B. Inductors Comparison
Due to the different placements of the decoupling capacitor, the dc-dc inductor current characteristics are quite different in the two topologies. From Fig. 10 , it can be seen that the buck-boost inductor current, i bb of [8] is the sum of the input dc current, the line frequency grid current, and a double-linefrequency decoupling capacitor current as given in (12) i bb = I in − I g sin(ωt + θ) + I c cos(2ωt + θ) (12) As seen from Fig. 1 , the dc-dc boost inductor current i b of the proposed topology is the sum of the input dc current and the line frequency grid current only as given in the following equation:
The dc-dc inductor currents corresponding to the two topologies are shown, respectively, in Fig. 12(b) . Due to the absence of the second harmonic current in inductor of the proposed topology, it has lower RMS current compared to that of [8] by 4.6% for the specifications considered here, which results in about 10% reduction in inductor conduction loss. However, the second harmonic current in the inductor of [8] leads to a reduction in the peak value of the inductor current. The reduction relative to the proposed topology is maximum at UPF by 25.4% and becomes progressively lower as power factor is reduced, reaching just 2% reduction at power factor of 0.7 (lag or lead).
C. High-Frequency Content in Input Current
Another main advantage of the proposed topology is in the current drawn at the input, or more specifically the highfrequency current through the input capacitor. As seen from Fig. 10 , input capacitor current in [8] is the high-frequency component of the sum of two switch currents and hence has a large pulsating component. However, in the proposed topology, the high-frequency content in the input capacitor current is the sum of only the ripple components of the two inductors, and hence, much smaller. Fig. 12(c) shows the input capacitor current for the two topologies near ωt = π/2 radian. The RMS current through the input capacitor for [8] is 10.6 A, whereas the corresponding RMS current in the proposed topology is only 1.4 A, resulting in 86.8% reduction. This is significant since the input capacitor does not support 120 Hz power pulsation, and hence, is designed to be small with low current rating.
V. SYSTEM MODELING AND CONTROLLER DESIGN

A. Large Signal Modeling
The large signal average model of the proposed converter can be obtained by replacing the two power poles by the corresponding ideal transformers with turns ratios being equal to the respective instantaneous duty ratios as shown in Fig. 13 . To simplify the analysis, all the circuit components are considered lossless, i.e., ESR of the capacitors, on-resistance of the switches, and series resistance of inductors are assumed to be zero. The PV string can be modeled as a voltage source in series with a resistor R to simulate the characteristics of the PV modules. From Fig. 13 , the dynamics of the inductor currents can be obtained based on the KVL as follows:
where d b (t) and d inv (t) are the instantaneous duty ratio of the switches Q 1 and Q 3 , respectively, which is same as used in Section II. Q 2 and Q 4 switch in complementary to Q 1 and Q 3 , respectively, with appropriate dead time. The other variables can be referred from the Fig. 13 . By applying the basic KCL to points A and N in Fig. 13 , the following two differential equations are obtained
These four equations define the large signal model of the proposed converter. Finally, the input current can be shown as follows:
B. Small-Signal Analysis
The small-signal model is derived by linearizing the large signal average model about a steady operating point. The higher order terms are neglected. The equations for the buck-boost stage are as follows:
where the capital letter denotes the variables at steady-state operating point, and the tilde-terms express the perturbation quantities. The input current perturbation termĩ in (t), can be expressed as follows:ĩ For the inverter stage, the small-signal model is given as follows:
Rearranging the previous five equations, the following statespace model is obtained:
C. Controllers
The various objectives of the controllers include regulating the input voltage based on MPPT reference, controlling the dclink voltage, and controlling the ac output current and/or ac output voltage of the inverter. The input voltage v in is regulated to the reference with minimum 120 Hz ripple so that MPPT efficiency is not compromised. Fig. 14 shows the block diagram for the different control loops including the feed forward terms.
In the present prototype, the input is derived from a dc-voltage source with a series resistance of 5 Ω to approximately model a PV array, and the input voltage reference for the converter is set manually for the required output power. When an actual PV string as used as input, this voltage reference is intended to be provided by the MPPT controller. The input voltage controller is designed for a high bandwidth in order to reduce the doubleline-frequency component in the input voltage to a low value.
The dc-link control loop regulates the average of the dc-link voltage to a reference value. A first-order Butterworth filter with cutoff frequency of 10 Hz is used to filter out the 120 Hz component in the dc-link voltage before comparing it with the reference. The error is used to change the magnitude reference of grid-injected current-an increase in dc-link voltage causes the current reference to increase, thereby bringing the dc-link voltage back to the desired reference. The output current controller is designed to control the grid current with the magnitude of the current reference drawn from the dc-link voltage control loop, and the phase and frequency of the sinusoidal waveform determined by a phase-locked loop. Both dc-link and inverter control loops employ simple PI controllers with appropriate feed forward terms added as shown in Fig. 14 to simplify the controller design. More advanced controllers are currently under investigation, especially to improve dynamics of the dc-link voltage control.
VI. HARDWARE IMPLEMENTATION AND RESULTS
A laboratory prototype of a 3 kVA inverter has been built to demonstrate the proposed topology with the specifications as given in Tables I. A 430 V voltage source in series with a 5 Ω resistor is used to emulate the PV input characteristics. The voltage at the converter input is around 390 V accounting a drop of 40 V in the input resistor at rated power.
A. Design of Components
As discussed in Section III, C link is designed based on the ability to decouple the 120 Hz power ripple under the worstcase condition, which is the leading power factor case. With the maximum steady-state dc-link voltage limited to 1000 V and modulation ratio limited at 0.9 at 0.7 leading power factor, C link is calculated to be 33 μF. Allowing some margin in consideration of the transient conditions and the tolerance in the capacitor values, C link is chosen to be 45 μF (nine 5 μF / 1100 V film capacitors connected in parallel). C in is designed based on the maximum allowable high-frequency voltage ripple at the input. As mentioned in previous sections, the 120 Hz ripple is controlled to be present only in the dc-link capacitor.
L b , L inv , and f sw are designed through loss and volume optimization together with output THD requirements. The objective is to minimize the inductor volume and loss with switching frequency and inductance as the variables [54] . The losses include switch conduction loss (which is a function of peak current and in turn the function of inductance value), the switching loss (a function of switching frequency and peak current), and inductor copper and core losses (a function of frequency, inductor core material, and inductance). The switching losses are calculated by using the turn-on and turn-off energy loss data from the manufacturer datasheet. Inductors are wound using planar ferrite core 3C94 to achieve low profile and small core loss and Litz wire of 400 strands AWG 40 to reduce high-frequency copper loss. C load is chosen primarily based on the output voltage THD requirement. The values of different components are given in Table III . The savings in the volume of passive components has a significant impact in increasing the power density of the proposed converter. CREE C2M0080120D wide bandgap 1.2 kV SiC MOSFETs are used for each of the four switches Avago ACPL 337J is used as the driver IC. The positive gate voltage of the MOSFET (V gs ) is 20 V and negative is -6 V. In order to eliminate the diode recovery loss, four CREE C2D05120A SiC schottky diodes are connected in parallel to the four MOSFETs. A DSP control board based on TI TMS320F28335 is built to realize the control scheme. The driver circuit, DSP, ADC, and feedback circuits are all powered by external auxiliary power supply which consumes around 5 W power. The dead time for each leg is set to 80 ns. Fig. 15(a) shows the experimental prototype. Heatsink of the converter are assembled at the bottom. The overall converter size is 228 mm x 132 mm x 43 mm resulting in power density of The volume distribution among different inverter components is shown in Fig. 16 , which shows that around 40% of the volume is taken up by the heat sink. The focus of the work has been on proving the performance of the topology and there is much room for further improvement in power density by optimized component placement, layout, thermal design, and packaging.
B. Power Density
C. Salient Experimental Waveforms
LeCroy 6200A oscilloscope is used to capture the waveforms. Power analyzer YOKOGAWA WT3000 is used to measure the efficiency. The results presented in this section correspond to the stand-alone configuration at rated power and different power factors. Fig. 17 shows the experimental results of input voltage (v in ), load voltage (v g ), load current (i g ), and dc-link voltage (v link ) at 3 kW, UPF operation. The waveforms match very well with simulation results shown in Section II. The load voltage has a THD of 2.1% calculated by using fast Fourier transform (FFT) in MATLAB on the measured load voltage data. At 3 kW, the 120 Hz ripple component is calculated to be 10 V pk-pk, which is around 2.5% of the RMS value of the input voltage. Fig. 18 shows the duty ratios of the boost stage and the halfbridge inverter stage, respectively. The duty ratio is obtained by cycle-by-cycle averaging of measured gate voltage (v gs ) of the two stages. As the v gs is 20 V when turned ON and -6 V when turned OFF, the 0 and 1 of the duty ratio are plotted in Fig. 18 correspondingly. The boost stage has a duty ratio of around 0.55 with 120 Hz component to make the input voltage a pure dc while the inverter stage duty ratio also contains 120 Hz components. It can be seen that these hardware results match well with the corresponding simulation results shown in Section II. Fig. 19 shows the drain to source voltage of the MOSFET Q 1 (v ds ) and the two inductor currents at 75 kHz to highlight some of the switching waveforms using SiC MOSFETs with dc-link voltage at 1 kV. The inductor currents have peak-peak ripple of around 13 A. Fig. 20 shows the input voltage, load voltage, load current, and dc-link voltage at 3 kVA with power factor of 0.7 leading, which is the worst-case operating condition as discussed previously. The experimental waveforms show excellent match with the simulation results and analysis, and confirm the undistorted operation at the worst-case power factor. for PV converters. The measurements are done at two different switching frequencies for comparison-at 75 and 100 kHz. The weighted CEC efficiency obtained is 96.4% at 75 kHz and 95.8% at 100 kHz switching frequency, respectively, without considering the controller power dissipation. The total auxiliary power consumption is 5.2 W with 1.6 W for fans and 3.6 W for other auxiliary components including the gate drivers, DSP controller, and other ICs. With the auxiliary power consumption included, the CEC efficiency will drop by around 0.4%. Improvements in magnetics design including integrated magnetics and optimization of the gate drive circuitry are being pursued currently to further improve the efficiency.
D. Efficiency
E. Experimental Results for Dynamic Change in Power Factor and Active Power in Grid-Connected Configuration
Due to the limitations of the test equipment, and to avoid operating the SiC MOSFETs too close to their absolute maximum voltage rating under transient conditions, the dynamic response experiments could be done only at lower ac voltage (120 V RMS) and dc voltage (200 V) levels. Fig. 22 shows the transient waveforms of the inverter in grid-connected configuration when the power factor command has a step change from 0.7 leading to 1 and from 1 to 0.7 lagging at 1 kVA. Good tracking of step power factor command changes and transient times well below one fundamental period can be observed from the waveforms shown in Fig. 22 . Fig. 23 shows the transient waveforms of the inverter in gridconnected configuration when the active-power command is given a step change from 500 W to 1 kW, and back from 1 kW to 500 W. Good tracking of step changes in active-power command with transient times well below one fundamental period can be observed from the waveforms shown in Fig. 23 . The input voltage also has a fast response, however, the dc-link voltage exhibits a much slower response due to the designed low bandwidth of the dc-link control loop.
VII. CONCLUSION
This paper studied a novel transformerless string inverter based on a single-stage boost-coupled asymmetric half-bridge circuit using only four active switches. It features inherent second harmonic power decoupling, achieving capacitance among the lowest reported in the literature, while ensuring negligible second harmonic content in the input PV voltage. Reduced number of semiconductor switches and use of only film capacitor lead to improved reliability and power density. By allowing direct connection of the PV negative terminal to the ac neutral, the topology inherently eliminates capacitive ground currents. Use of SiC MOSFETs leads to high CEC efficiency at switching frequencies in the range of 100 kHz. Extensive experimental results from a realistic hardware prototype validate the performance advantages of the proposed topology.
